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Introduction
The output voltage of the conventional two-level inverter is so far from a sinusoid. The output voltage waveform total harmonic distortion (THO) ratio is approximately 31 % [1] . In addition, in case of high power, it makes the use of the conventional inverters very rare due to the power switches have to withstand the full network voltage.
There are some proposed solutions in [2] - [6] , where these topologies are formed from two cells of the classical two-level inverter topology. The outputs of these cells can be added together using injection transformers [2] - [4] or directly by connecting the output of one cell in series with another [5] - [6] . As a result, the harmonic content of the output voltage is significantly reduced.
Multilevel inverters (MLIs) can be used to solve these problems. They are built using a number of cells; each cell consists of switches and capacitor voltage sources. The control of the power switches allows the capacitor voltage sources to be added to obtain the desired output voltage at [7] - [8] , where the dc-bus voltage is split into (n+1) levels by n capacitors, where the middle point is called the neutral point; a number of diodes clamp the stress voltage on the power switches; 2) capacitor-clamped or flying capacitors [9] - [10] , where additional capacitors are used to clamp the switches voltage stress; 3) cascaded multi-cell with separate dc sources [3] , [11] , and [12] , where each phase leg consists of n similar cells connected in series, each cell formed from a switched capacitor and four power switches. All these solutions are relatively simple for getting a three-level staircase waveform, but become extremely complicated for getting a higher multilevel staircase waveform.
The Proposed Inverter Topology
The block diagram of the proposed three-phase three-level voltage source inverter system consists from two isolated and regulated dc sources, three-level inverter, microcontrollers, data acquisition card PCL-818L, and a personal computer as shown in figure 1 . This system acts as a link between the output of the linear generator and the load, where the linear generator output voltage magnitude is single phase distorted waveform with frequency varying from 25 to 50 Hz. Thus it is not suitable for many applications, which use 50 Hz ac. The inverter output voltage can be controlled by controlling the dc inverter bus link voltages, where two dc-dc boost converter circuits with 10 kHz switching frequency have been used. The measured voltages of the inverter dc capacitor link (two analogue signals) from the sensors are received first by microcontroller1 and microcontroller2 which convert them to 8 bits digital signals for each analogue signal (16 bits tota1). These 16 digital bits are received by the PC through the PCL-818L card. The operation can be divided to 12 switching states. The switch on/off states is shown in Table 1 . By applying the switching patterns given in figure 3 , the node 'a' referred to point 'OV' can be defined as follows: 3 Analysis of the Optimized Waveform Figure 2 shows the proposed inverter, which consists of two isolated H-bridge circuit units; and capacitor banks C 1 and C 2 , respectively; conventional two-level inverter Ql through Q6 as a main inverter at 50 Hz switching frequency; and an additional circuit which compromises of bi-directional (middle) switches 8 1 through 8 3 , at 100 Hz switching frequency, which allows energy to flow in both directions.
The switches conduction angles can be calculated from figure 4 as follows:-for upper switches QI, Q3, and Q5
The digital data is processed in real time to calculate the duty cycle of each dc-dc converter using PID controller. The sampling frequency is chosen to be 2 kHz which is fast enough to perform these calculations. These duty cycles subsequently are sent back to the hardware through the PCL-818L card in a digital form. Microcontroller1 and Microcontroller2 receive these digital data from the PCL-818L card and converts them to a duty cycle required by each switch in the dc-dc converter. Microcontroller3 is used to generate the inverter nine controlling pulses. In order to avoid short circuit during transition between switches of each leg, a proper time delay has been considered.
Step Van' Vbn' and v en referred to the neutral of the dc bus. If the neutral point '~Y' of the dc bus is not connected to the neutral point of the load 'N', the phase voltages of the load are related to the neutral point of the dc bus 'n' as given in [13] by the following equation. 
V en
The line-to-line load voltage v ab can be obtained using the following equation: :::~o The ideal is to get a clean sinusoidal output voltage, i.e., the content of the harmonics orders greater than one (n=3, 5, 7 ... ) should be zero. The THD of the output voltage defined as 1~"oo The THD is shown in figure 6 as a function of the parameters a] and a2. The computer simulation shows that the minimum THD (THD < 16%) is obtained for at~12°and a2 =30°.
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By comparing the proposed inverter which consists of 9 power switches and 12 main power diodes with the three-level NPC inverter which consists of 12 main power switches and 6 main power diodes [14] under fundamental frequency modulation, it can be concluded that, they produce the same output voltage waveform performance.
Results and Discussion
The proposed topology has been simulated using MATLAB/SIMULINK® to verify the performance of the proposed configuration. The dynamic response due to a sudden change in the reference voltage is presented and a Proportional Integral and Derivative (PID) controller has been implemented in order to maintain balanced voltages of the dc bus capacitor. A balanced three-phase star connected RL load with 30n resistance, and 50mH inductor per phase was used. To validate the proposed inverter, an experimental prototype of the proposed inverter has been built, experimentally tested, and compared with the simulation results. A balanced threephase star connected load with 30n resistance, and 50mH inductor per phase was used. The inverter circuit was built using insulated gate bipolar transistors (IGBTs) as switches, and each bi-directional switch consists of one IGBT and 4 elements of fast diode rectifier. The inverter switching frequencies are 50 Hz for the conventional two-level inverter and 100 Hz for bi-directional switches. The control circuit switching frequency is 10kHz which consists of 2 units of dcdc boost converter. Figure 9 shows a step change in the dc link capacitor voltage, where a step change has been applied from 80V to 110 V in each capacitor bank, thus maintaining 160V and 220V on the dc bus, respectively. Figure 10 shows the phase voltage VaN with seven steps and the line-to-line voltage v ab with five steps which have been verified in the simulation results. Figure 11 shows the phase voltage vaN 
Conclusions
This paper presents a three-phase three-level nine switch voltage source inverter, where an additional auxiliary circuit which consists of three bi-directional switches has been inserted between the source and the full-bridge power switches of the classical three-phase inverter. As a result, a significant reduction of the load harmonics contents is obtained at the inverter output. Its operating principles, analytical, and switches timing chart based on harmonic minimization control scheme are analyzed in details. A prototype has been designed; implemented and tested; also the PID controller has been designed and implemented in the case of a step change in the inverter DC bus voltage. The dynamic responses of load waveforms due to the step change are provided. The simulation and experimental results show that THD of the proposed inverter is considerably improved.
644
